A novel non-lithographic technique for the fabrication of carbon nanotube thin film transistors is presented. The whole transistor fabrication process requires only one mask which is used both to pattern transistor channels based on aerosol synthesized carbon nanotubes and to deposit electrodes by metal evaporation at different angles. An important effect of electrodynamic focusing was utilized for the directed assembly of transistor channels with feature sizes smaller than the mask openings. This dry non-lithographic method opens up new avenues for device fabrication especially for low cost flexible and transparent electronics.
Introduction
Carbon nanotube networks (CNTNs) have been widely studied due to their potential for low cost applications in electronics, enabling large area coverage with high transparency and structural flexibility. Significant progress has been made in the deposition of carbon nanotubes (CNTs) on different substrates. Depending on the processing technique, there are two commonly used approaches for the preparation of CNTNs at low temperatures. CNTs can be grown directly on a substrate using a chemical vapor deposition (CVD) process and dry-transferred from their growth substrates to the receiver surfaces by the stamp method [1, 2] . The drawbacks are a need for a suitable CNT transfer medium onto heatintolerant substrates (since high temperatures are required for the CVD process) and complications with the CNT transfer efficiency and uniformity. Another commonly used way is the deposition of CNTs from their liquid suspensions by various methods, e.g. inkjet printing, spin-coating, vacuum filtration, airbrushing, electrophoretic deposition etc [3, 4] . 4 Previously published as Marina Y Zavodchikova. Using this approach, CNTs synthesized by one of the several bulk methods can be purified, sorted by length or chirality and deposited at room temperature. The main disadvantages of this approach are high time consumption and possible CNT length reduction, contamination and degradation of electrical properties caused by the high power ultrasonication and acid treatments needed to prepare homogeneous dispersions of CNTs. Recently, we have demonstrated the third approachan alternative and very efficient technique to deposit singlewalled CNTs (SWCNTs) at room temperature directly from the aerosol (floating catalyst) synthesis reactor. This singlestep technique, instantaneously following the CNT growth, offers a dry simple and quick method to deposit pristine SWCNT networks with controllable density, avoiding time and resource consuming and potentially detrimental liquid purification and dispersion steps, and allowing the use of low cost, transparent, flexible and heat-sensitive substrate materials as well as conventional silicon substrates [5, 6] .
However, successful implementation of CNTNs in devices requires the ability to pattern the networks into various features at desired locations on the substrate. Low material quality and high processing temperatures are the main challenges of pre-growth patterning techniques, i.e. CNT growth selectively on a pre-patterned catalyst film by the CVD process [7, 8] .
To overcome these problems, a number of post-growth patterning techniques have been demonstrated, including inkjet [9, 10] or screen printing processes [11] , electrophoresis deposition [12, 13] and chemically anchored deposition [14] , where CNTs are patterned onto the substrates after the growth and purification processes from their liquid suspensions. Standard photolithography and subsequent etching methods are currently the most widely used for patterning CNT networks to electrically separate individual devices from each other and eliminate parasitic leakage paths. Typically, after device fabrication, the channel area is protected by a patterned photoresist and the rest of the substrate is cleaned from the CNTs with oxygen plasma dry etching [15] or CO 2 snow jet [16] , followed by photoresist removal in acetone. However, most of the methods mentioned above typically require tedious preparation and implementation steps, precise control of the patterning conditions and possess such limitations as substrate restrictions or requirements of substrate modification. While photolithography can be successfully exploited for patterning the network of CNTs and metal electrodes, there is a possibility of CNT material contamination associated with photoresist handling [17] , as well as the reduction of the network density during the final lift-off step. Moreover, since contact electrodes are typically deposited by means of lithography and lift-off, there are multiple alignment steps involved in the device fabrication process that require accuracy and time consumption.
Here, we propose a novel method for the fabrication of CNT thin film transistors (TFTs), which does not require photolithographic or etching processes and is performed at room temperature, allowing the use of heat-sensitive flexible and transparent substrate materials. This method enables us to eliminate the tedious processing steps of the CNT dispersion preparation, during which the alteration of the electrical performance of CNTs is unavoidable. Requiring minimum fabrication steps, our new method is time-saving, efficient and attractive for scalable fabrication of CNTN devices. The key feature of the technique is the utilization of a single shadow mask used both to create a patterned network of CNTs and subsequently define the metal electrodes on top, fabricating both the back-gate and top-gate transistor geometries. Here, for the first time we demonstrate the process of CNTN patterned self-assembly at ambient conditions simultaneously with their deposition from the gas phase and precise alignment of all the transistor layers just by changing the deposition angle, keeping the shadow mask in place. Utilizing this single mask approach, we successfully fabricated CNTN transistors on both rigid and flexible substrates. The proposed technique can be used for the fabrication of various devices based on other nanomaterials synthesized in the gas phase.
Results and discussion
SWCNTs were synthesized in the gas phase by thermal decomposition of ferrocene vapor (FeCp 2 , 99%, Strem Chemicals) in a carbon monoxide (CO) atmosphere, using an aerosol (floating catalyst) CVD reactor at a temperature of 880
• C (with an addition of 0.75% of CO 2 ) [18] , and deposited directly downstream from the synthesis reactor at room temperature. The product consisted mainly of small bundles of high quality SWCNTs with a mean diameter of around 1.5 nm and average bundle length 3 μm (supplementary data, figure S1 available at stacks.iop.org/Nano/22/065303/ mmedia). The deposition was performed by means of an electrostatic precipitator (supplementary data, figure S2 available at stacks.iop.org/Nano/22/065303/mmedia), where the density of the collected network was defined by the deposition time and the applied electric field, as described in details elsewhere [5, 6] . Controllable positioning of the CNTs at the desired areas during the deposition was achieved by using a shadow mask located at a certain distance from the substrate surface.
Bottom-gate CNT TFTs
CNT TFTs with a bottom-gate structure were fabricated on a highly boron doped Si substrate, coated with a thermally grown SiO 2 (100 nm), acting as a gate dielectric. To provide a better contact for the back-gate electrode, a 200 nm thick Al layer was sputtered on the back-side. The schematics of the step-by-step device fabrication process is shown in figure 1 . A polymer mask (ultem or kapton material), fabricated separately, was attached to the substrate surface via clips and/or tape, leaving a gap of ∼70 μm between the substrate and the mask ( figure 1(a) ). This 'sandwich' structure was placed inside an electrostatic precipitator, used for the efficient deposition of CNTs by means of an electric field straight from the aerosol (floating catalyst) synthesis reactor, as mentioned earlier. The openings in the mask (50 × 100 μm 2 in the kapton mask or 100 × 200 μm 2 in the ultem mask) defined the regions where the CNTN was to be deposited ( figure 1(b) ). The CNTN density was controlled by varying the deposition time (typically 30-120 s) and applied electric field (300 kV m −1 ). The deposition of the CNTN was followed by metal evaporation. 50 nm thick Au electrodes were evaporated using an electron beam evaporator (IM9912) through the shadow mask by adjusting the metal deposition angle (or by tilting the sample stage during the metal deposition), as shown in figures 1(c) and (d). The tilting angle determined the distance between the electrodes (channel length), and was adjusted depending on the opening in the mask, taking into account the focused deposition of the CNTs (as described further), and the gap between the mask and substrate using a simple geometry formula (supplementary data, figure S3 available at stacks.iop.org/Nano/22/065303/ mmedia). In our case, the typical tilting angle was around 20
• , resulting in channel lengths of 20-60 μm. The layerto-layer alignment accuracy was verified using both optical and scanning electron microscopy imaging. The schematics of the ready-made bottom-gate transistor and a scanning electron micrograph of the CNTN, patterned with a polymer shadow mask, are shown in figure 1(e) .
The devices were measured at ambient conditions using an HP 4155A semiconductor parameter analyzer (SPA), and exhibited an on/off ratio of up to 10 5 with the effective device mobility of ∼5 cm 2 V −1 s −1 ( figure 2(a) ). The mobility was calculated by a commonly used formula [19] , where the CNTN is treated as a uniform film and a parallel plate model is used for the gate capacitance calculation (known to underestimate the mobility by about a factor of 2 [20] ). We observed hysteresis in the transfer characteristics of CNT TFTs, typical for CNT-based transistors, which can be reduced by protecting the nanotube channel from ambient humidity with surface passivation [5, 21] , modifying the chemical structure of the substrate surface where CNTs are deposited [22, 23] or using a short-pulsed measurement technique [24, 25] .
Top-gate CNT TFTs
The lithography-free CNT TFT fabrication method was further applied for the manufacturing of a top-gate transistor structure where all transistor layers were patterned by means of a single shadow mask. In the case of the top-gate transistor fabrication, after patterning of a CNTN and defining source/drain electrodes, a 145 nm thick Al 2 O 3 dielectric layer was deposited through the openings in the shadow mask by atomic layer deposition (ALD) technique, still keeping the shadow mask intact on the substrate ( figure 1(f) ). The process was carried out in a TFS-500 reactor (Beneq) using trimethyl aluminum (TMA) as a precursor for aluminum and water or ozone as a precursor for oxidation. The standard temperature of the ALD growth process was 200
• C, but lower temperatures (80
• C) were used in the case of heat-sensitive polymer substrates. The final step was the formation of a top gate by gold evaporation (electron beam evaporator IM9912), straight through the mask opening without tilting the substrate. The metal contact appeared exactly over the CNTN channel ( figure 1(g) ). Finally, the shadow mask was removed from the substrate surface ( figure 1(h) ). Electrical measurements of the devices were performed at ambient atmosphere with HP 4155A SPA. Figure 2(b) shows an example of the transfer characteristics of as-fabricated top-gate CNTN transistors. Opposed to the bottom-gate structures, the top-gate transistors exhibited ambipolar conductivity due to the absence of charge transfer and doping effects [23, 26] . The performance of these devices can be improved by optimizing the device structure and CNTN density.
CNTN patterned assembly
Typically, when using a shadow (stencil) mask, patterns with a line spacing of 100 μm or less are difficult to achieve due to the limitations in shadow mask fabrication. Here, in order to pattern CNTNs, we were able to overcome the mask resolution limits by means of the electrodynamic focusing effect of CNTs during their deposition in the gas phase. An analogous focusing effect, but for nanoparticles assembled within the photolithographically prepared patterns, was shown earlier by Kim et al [27] , who additionally introduced ions of the same polarity as charged aerosol nanoparticles to achieve focusing.
However, such focused self-assembly of CNTs was observed here for the first time. This effect can be described and explained as follows. The SWCNTs form small bundles during the synthesis process by the aerosol (floating catalyst) method and are spontaneously charged with up to five elementary charges, as shown recently [28] . The charging was explained in the framework of aggregation processes leading to the energy release due to the minimization of the surface energy and emission of electrons and positive adsorbent molecules, as described in detail elsewhere [28] . We utilized this phenomenon to increase the deposition efficiency of SWCNT bundles onto the substrate by applying an electric field [5, 6] , and here the use of a shadow mask allowed us to control the lateral positioning of CNTs during the gas phase deposition. At the initial stages of the deposition process, charged SWCNT bundles are uniformly distributed through the mask opening with the density still below the percolation limit. Charge is accumulated on the shadow mask surface simultaneously with the CNT deposition process, modifying the applied electric field and producing electrostatic lenses around the mask opening. Further, charged CNTs approaching the mask are repelled by the charge of the same polarity, accumulated on the mask surface, and are efficiently focused through the mask opening onto the collecting substrate, producing feature sizes of the obtained patterns smaller than the openings in the mask. Scanning electron micrographs of the typical CNTN patterns, deposited through the shadow mask for the same time period, can be seen in figures 3(a)-(c) . The polymer mask openings of 50 μm, 100 μm and 200 μm were producing CNTN patterns with a width of around 10 μm, 40 μm and 100-150 μm, respectively. The obtained results show that the focusing effect is strongly related to the size of the opening: for over 200 μm the focusing is negligible, and for a 50 μm opening the focusing ratio is about 5:1. This can be explained by the difference in electric field strength in the formed electrostatic lenses.
By varying the amount of charge accumulated on the mask surface, it is possible to control the CNT deposition process through the mask, as can be seen from the electric field and potential simulations performed with CST E-static solver (version 2010) to verify the experimental results (figures 3(d) and (e)). According to the electric field simulations, the focused deposition of CNTs was achieved during 60-120 s CNT collection times. This corresponds to the accumulated surface charge on the order of 10 −5 -10 −4 C m −2 , as estimated theoretically taking into account nonequilibrium charging of the SWCNT bundles with 1-5 elementary charges, substrate size and the average SWCNT bundle density. Over time the amount of charge accumulated on the mask surface increases, leading to a higher density of CNTs collected in the area of the substrate corresponding to the center of the mask opening. The focused patterning of CNTs was tested using various shapes of the mask openings (supplementary data, figure S5 available at stacks.iop.org/Nano/22/065303/mmedia). The controllability of the focused deposition of CNTs can be further studied by introducing charged aerosols prior to the deposition of the CNTs, as shown in [20] for nanoparticles or applying a voltage directly to the mask in order to repel the CNTs from the mask surface during the deposition while simultaneously forcing them into the mask openings. The latter technique was demonstrated in [29] for nanofibers and was successfully used here to achieve focused assembly of CNTs, as shown in figure 4 . By applying a voltage directly to the mask it is possible to achieve a better control over the size of the CNTN, depositing narrower CNT patterns, since no prior charge accumulation onto the mask during the CNT deposition is required for focusing to occur. Therefore, by controlling the electric field induced motion of CNTs, we are able to selectively deposit CNTs and scale down the features of CNTN patterns, overcoming the mask resolution limits, which is advantageous for various electronic applications.
Both polymer and silicon masks have been used in our experiments. Rigid silicon masks exhibit an advantage from the mechanical stability of the material, excluding possible distortion in the created device patterns that might be caused by the flexibility of thin polymer masks. The use of a silicon mask with our fabrication method was successfully tested, giving similar results as with a plastic mask, as shown in the supplementary data, figure S6 (available at stacks.iop.org/ Nano/22/065303/mmedia).
The demonstrated behavior of as-fabricated CNT TFTs is superior to typical low cost organic transistors, but leaves room for further improvements in order to realize the performance levels potentially achievable with the CNT material. The performance of CNT TFTs can be further improved by tuning the chiral distribution of SWCNTs during the synthesis [30] [31] [32] , increasing the tube length as well as aligning the tubes perpendicular with respect to the electrodes [33] [34] [35] [36] . The competitive advantage of the method, demonstrated here, is that it allows us to minimize the intermediate steps between the SWCNT synthesis and application by eliminating the potentially detrimental liquid-based purification and dispersion procedures in the preparation of a CNTN, and importantly, simplifies the device manufacturing by avoiding tedious processing required for the fabrication of TFTs by lithographic means. Thus, due to the reduction of time and resource consumption, lower fabrication costs are achievable. Moreover, the method is conducive to the fabrication of CNT TFTs on flexible and transparent substrates. To demonstrate that, we have successfully fabricated CNT TFTs on a polyethylene naphthalate (PEN) polyester substrate using the shadow mask approach (figure 5).
Conclusions
In summary, a novel dry lithography-free fabrication method of CNTN transistors is demonstrated. This technique is expected to provide a low cost manufacturing method, enabling a simple process of CNTN direct deposition and patterning using a shadow mask, and the subsequent formation of all the electrodes and insulating layers in a self-aligned manner by keeping the mask fixed on the substrate. Both bottom-and top-gated transistors were successfully fabricated on silicon and transparent flexible polymer substrates, exploiting plastic and silicon masks. The effect of electrodynamic focusing of the CNTs was utilized for the directed assembly of transistor channels with feature sizes smaller than the mask openings. This method is scalable and easy to implement for the fabrication of various integrated circuit components especially for low cost flexible and transparent electronics.
